




RRAM-Based Reconfigurable Computing

Mohammed Zidan and Wei D. Lu


Sept 12, Tysons Corner, VA

Ageing Technology




- K. Rupp, "40 Years of Microprocessor Trend Data," blog
- K. Bresnaker et al., "Adapting to Thrive in a New Economy of Memory Abundance," *Computer* 2015.

Innovation Cycle




Generations

First



CRTs

Second




Transistors

Third



ICs

Fourth



Microprocessor
(Moor's Law)

Fifth



Modern Applications



Big Data




Cognitive



IoT



Massively Parallel



**New Computing
Devices**

**No Memory
Bottleneck**


**Classical
Processing**

**Cognitive
Processing**

**Energy
Efficient**


Field Programmable Crossbar Array **M**

» In-Memory Reconfigurable Computing




Field Programmable Crossbar Array **M**

» In-Memory Reconfigurable Computing




Field Programmable Crossbar Array **M**

» In-Memory Reconfigurable Computing




Field Programmable Crossbar Array **M**

» In-Memory Reconfigurable Computing



Field Programmable Crossbar Array **M**



» In-Memory Reconfigurable Computing



Field Programmable Crossbar Array **M**

» Monolithic Integration

FPCA Processor








Field Programmable Crossbar



» Reconfigurable Cores

Workload "A"

-  Unused
-  Storage
-  Digital Computing
-  Analog Computing




Field Programmable Crossbar



» Reconfigurable Cores

Workload "B"

- Unused
- Storage
- Digital Computing
- Analog Computing




Field Programmable Crossbar




» Reconfigurable Cores

Workload "C"

- Unused
- Storage
- Digital Computing
- Analog Computing



Enabling Technology



Reconfigurable Computing



» Binary vs. Analog Devices

RRAM Type	Analog	Binary
Device Levels	<100	2
ON/OFF Ratio	Average	High
Endurance	Average	High
Programing	Slow	Fast

Reconfigurable Computing



» Binary vs. Analog Devices

RRAM Type	Analog	Binary
Device Levels	<100	2
ON/OFF Ratio	Average	High
Endurance	Average	High
Programing	Slow	Fast
Data Storage	✓	✓
Digital Computing		✓
Neural Networks	✓	
Internal Data Movement		

Reconfigurable Computing



» Binary vs. Analog Devices

RRAM Type	Analog	Binary
Device Levels	<100	2
ON/OFF Ratio	Average	High
Endurance	Average	High
Programing	Slow	Fast
Data Storage	✓	✓
Digital Computing		TR & PDE
Neural Networks	✓	BCNN
Internal Data Movement		In-Situ




A. Binary Coded Neural Networks



» Binary Synaptic weights


- Our approach is utilized binary RRAM devices to implement a semi-analog (hybrid) neural network.
- Each classical analog device is replaced with “n” binary devices in the new network.
- The number of synaptic-weight bits can be dynamically configured when needed.



Hybrid Neural Network




» Network Structure



Hybrid Neural Network




» Network Structure



Hybrid Neural Network




» Network Structure




» Training Precision Effect

- Low training rate is required to train the network receptive fields (dictionaries) properly.
- This is translated into a larger number of bits to allow small “ Δw ” values.


“n = 4”



“n = 8”




“n = 16”



» Training Precision Effect

- Typically, training is infrequent or is performed offline.
- Hence, after training the number bits per synaptic weights can be significantly reduced by assigning fewer columns per neuron.




Analog Image Compression



» Sparse Coding

- In analog image compression (sparse coding) each piece of a picture is represented as weighted combination of the network dictionary.
- We adopted locally competitive algorithm (LCA) to perform the analog image compression.



Analog Image Compression



» Results


“Original”



“Reconstructed”









B. Digital Computing





» Crossbar Tree Reduction




B. Digital Computing



» Crossbar Tree Reduction



"32 × 32" Tile




B. Digital Computing



» Crossbar Tree Reduction

44,800 Simulation points



B. Digital Computing



» Crossbar Tree Reduction


$$[A \quad B \quad C \quad D] \cdot \begin{bmatrix} E & I & M \\ F & J & N \\ G & K & O \\ H & L & P \end{bmatrix} = [X \quad Y \quad Z]$$

I/P →

A
B
C
D

Data

E	I	M
F	J	N
G	K	O
H	L	P




B. Digital Computing




» PDE Solver

Electromagnetics




<https://www.horiba-mira.com/>

Aerodynamics



<https://www.mentor.com/>

Heat Transfer



<http://www.theseus-fe.com>



Weather Forecasting




Hurricane Irma

NASA

Many Others



Fluids Flow




<http://www.metro-systems-des.com>

B. Digital Computing



» PDE Solver




B. Digital Computing




» PDE Solver


Initial Condition




Floating Point Solver




Measured Results







Reconfigurable RRAM Computing



Memory / Data Storage





» Reliable Storage




In-Situ Data Migration




» In-Situ Data Migration




Reconfigurable RRAM Computing



Summary





Reconfigurable RRAM Computing



New Computing Devices	✓
No Memory Bottleneck	✓
Classical Process	✓
Cognitive Process	✓
Low Power Consumption	✓
Scalable	✓

Reconfigurable RRAM Computing





Thank You